Glossary VHDL / Term
An expression, a port, a signal, or a variable associated with a formal port, formal parameter, or formal generic.
Permanent link actual - Creation date 2021-04-03