Glossary VHDL / Term
The single driver for a signal in the (explicit or equivalent) process statement containing the signal assignment statement.
Permanent link associated driver - Creation date 2021-04-03