Glossary VHDL / Term
The process of associating a design entity and, optionally, an architecture with an instance of a component. A binding can be specified in an explicit or a default binding indication.
Permanent link binding - Creation date 2021-04-03