Glossary VHDL / Term
A label that is identified in the instantiation list of a configuration specification.
Permanent link bound - Creation date 2021-04-03