Glossary VHDL / Term
A formal port associated with an actual port or signal. A formal port associated with the reserved word open is said to be unconnected.
Permanent link connected - Creation date 2021-04-03