Glossary VHDL / Term
A design unit that explicitly or implicitly mentions other library units in a use clause. These dependencies affect the allowed order of analysis of design units.
Permanent link depend (on a library unit) - Creation date 2021-04-03