Glossary VHDL / Term
A condition that makes the source description illegal. If an error is detected at the time of analysis of a design unit, it prevents the creation of a library unit for the given design unit. A run-time error causes simulation to terminate.
Permanent link error - Creation date 2021-04-03