Glossary VHDL / Term
A selected name (in the syntactic sense) that denotes one or all of the primary units in a library or any named entity within a primary unit. See also selected name.
Permanent link expanded name - Creation date 2021-04-03