Glossaria.net

Glossary VHDL / Term

full declaration

A constant declaration occurring in a package body with the same identifier as that of a deferred constant declaration in the corresponding package declaration. A full type declaration is a type declaration corresponding to an incomplete type declaration.

Permanent link full declaration - Creation date 2021-04-03


< formal Glossary / VHDL fully bound >