Glossary VHDL / Term
An expression that can be evaluated as soon as the design hierarchy in which it appears is elaborated. A locally static expression is also globally static unless the expression appears in a dynamically elaborated context.
Permanent link globally static expression - Creation date 2021-04-03