Glossary VHDL / Term
A Boolean-valued expression associated with a block statement that controls assignments to guarded signals within the block. A guard expression defines an implicit signal GUARD that may be used to control the operation of certain statements within the block.
Permanent link guard expression - Creation date 2021-04-03