Glossary VHDL / Term
A signal declared as a register or a bus. Such signals have special semantics when their drivers are updated from within guarded signal assignment statements.
Permanent link guarded signal - Creation date 2021-04-03