Glossaria.net

Glossary VHDL / Term

imply

A property of a binding indication in a configuration specification with respect to the design entity indicated by the binding specification. The binding indication is said to imply the design entity; the design entity may be indicated directly, indirectly, or by default.

Permanent link imply - Creation date 2021-04-03


< implicitly declared object Glossary / VHDL impure function >