Glossary VHDL / Term
A type declaration that is used to {define} mutually dependent and recursive access types.
Permanent link incomplete type declaration - Creation date 2021-04-03