Glossary VHDL / Term
An expression that specifies the initial value to be assigned to a variable.
Permanent link initial value expression - Creation date 2021-04-03