Glossary VHDL / Term
A property of a signature with respect to the parameter and subtype profile of a subprogram or enumeration literal. The signature is said to match the parameter and result type profile if certain conditions are true.
Permanent link match - Creation date 2021-04-03