Glossary VHDL / Term
The result of the elaboration of a design hierarchy. The model can be executed in order to simulate the design it represents.
Permanent link model - Creation date 2021-04-03