Glossary VHDL / Term
A process statement where neither the process itself, nor any procedure of which the process is a parent, contains a signal assignment statement.
Permanent link passive process - Creation date 2021-04-03