An interface list that declares the inputs and outputs of a block, component, or design entity. It consists entirely of interface signal declarations.