Glossary VHDL / Term
A group of sequential statements which can be "called" from different places in a model. It may have parameters of modes in, out or inout.
Permanent link Procedure - Creation date 2021-06-13