Glossary VHDL / Term
Access to a named entity. Every appearance of a designator (a name, character literal, or operator symbol) is a reference to the named entity denoted by the designator, unless the designator appears in a library clause or use clause.
Permanent link reference - Creation date 2021-04-03