Glossaria.net

Glossary VHDL / Term

regular structure

Instances of one or more components arranged and interconnected (via signals) in a repetitive way. Each instance may have characteristics that depend upon its position within the group of instances. Regular structures may be represented through the use of the generate statement.

Permanent link regular structure - Creation date 2021-04-03


< register Glossary / VHDL Resolution >