Glossary VHDL / Term
Syntactically, a name having a prefix and suffix separated by a dot. Certain selected names are used to denote record elements or objects denoted by an access value. The remaining selected names are referred to as expanded names. Also see expanded name.
Permanent link selected name - Creation date 2021-04-03