Glossary VHDL / Term
A declaration, a specification, or a statement; complete contexts are used in overload resolution.
Permanent link complete context - Creation date 2021-04-03