Glossary VHDL / Term
A definition of the interface to a sub-module, rather like a "socket", to which an entity may later be bound.
Permanent link Component - Creation date 2021-06-13