Glossary VHDL / Term
A constant that is declared without an assignment symbol (:=) and expression in a package declaration. A corresponding full declaration of the constant must exist in the package body to define the value of the constant.
Permanent link deferred constant - Creation date 2021-04-03