Glossaria.net

Glossary VHDL / Term

simple name

The identifier associated with a named entity, either in its own declaration or in an alias declaration.

Permanent link simple name - Creation date 2021-04-03


< signal transform Glossary / VHDL simulation cycle >