Glossary VHDL / Term
One iteration in the repetitive execution of the processes defined by process statements in a model. The first simulation cycle occurs after initialization. A simulation cycle can be a delta cycle or a time-advance cycle.
Permanent link simulation cycle - Creation date 2021-04-03