Glossary VHDL / Term
A formal that is not associated with an actual.
Permanent link unassociated formal - Creation date 2021-04-03