Glossary VHDL / Term
A subtype that corresponds to a condition that imposes no restriction.
Permanent link unconstrained subtype - Creation date 2021-04-03